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I. IWTRODUCTION 
Theoret ical  considerations indicated the  f e a s i b i l i t y  of developing a 
t r a n s i s t o r  w i t h  a s a t u r a t i o n  voltage of 0.1 v o l t  a t  75 amperes co l l ec to r  
current.  This was t o  be accomplished by making emit ter  and co l l ec to r  
junctions as nearly symmetrical as possible i n  order t o  equalize t h e  
junction voltages.  
t h a t  technical  d i f f i c u l t i e s  with the o r ig ina l  approaches resu l ted  i n  l o w  
gain and/or voltage.  
circumvented by t h e  use of t h e  e p i t a x i a l  b.,e process, it was decided 
t h a t  t h i s  approach should be used for the remainder of the project .  
Prac t ica l  experience on the contract  has indicated 
Since some of these technical  d i f f i c u l t i e s  can be 
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11. PROGRESS DURINC THE CURRENT QUARTER 
A. ANALYSIS OF TECHNICAL APPROACHES 
I n  order t o  reduce t h e  s a t u r a t i o n  vol tage of a t r a n s i s t o r ,  one looks f o r  
improvements i n  each of the following areas: 
(1) reduct ion of bulk r e s i s t ances  
(2) equal iza t ion  of junct ion vol tages  
(3) increase  dc cur ren t  gain 
The approaches o r i g i n a l l y  se l ec t ed  for  t h i s  cont rac t  were aimed a t  inprove- 
ment of one or more of the  above c h a r a c t e r i s t i c s .  
p a r t  of the cont rac t  indicated t h a t  high ga in  appears t o  be t h e  most 
important of these  c h a r a c t e r i s t i c s .  This is c l e a r l y  demonstrated i n  
Figure 1 which i s  a s c a t t e r  p l o t  of hFE v s  V C E ( s a t )  for 19 t r a n s i s t o r s .  
The bes t  f i t  l ine* i n d i c a t e s  t h a t  a ga in  of 40 a t  75A IC is a minimum 
requirement f o r  approaching , 0.1V VCE(sat) . 
Experience i n  Che ea r ly  
The s t rengths  and weakness of t he  th ree  o r i g i n a l  approaches w i l l  be d i s -  
cussed as w e l l  as the reasons f o r  s e l e c t i n g  the e p i t a x i a l  base precess 
for the remainder of the contract .  
1. Thin Wafer Approach 
The use of t h i n  (2-2.Smil) s i l i c o n  wafers as out l ined i n  Quarterly Report 
No. 1 seems t o  be a log ica l  approach t o  f a b r i c a t i n g  a lm* sa tu ra t ion  
r e s i s t ance  t r a n s i s t o r .  The use of t h i s  material should pe rmi t  steepei 
concentration gradients ,  thereby increasing i n j e c t i o n  e f f i c i e n c i e s  as 
w e l l  4s reducing series r e s i s t ance  i n  .emitter and c o l l e c t o r  regions. 
v a l i d i t y  of t h i s  reaaoning was demonstrated on small chips (see Tables 1 
and 2). 
The 
\ 
-------------- 
* hest f i t  l i n e  estimated according t o  a method of Quenoille, M. H., 
Rapid S t a t i s t i c a l  Calculation, Hafner, N. Y., 1959, Method 33. 
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Fabr ica t ion  of t h i n  wafer devices la rge  enough t o  meet t h e  requirements 
of t h i s  cont rac t  present  spec ia l  problems l i s t e d  below: 
a. Breakage i s  a very severe problem making i t  very d i f f i c u l t  
t o  get  a whole s l i c e  through t h e  e n t i r e  process. 
b. Flatness  of these wafers may be a problem, espec ia l ly  i n  
those c u t  t o  f i n a l  s i z e  by the s i l i c o n  suppl ier .  
c. The present ly  used method of mounting the s i l i c o n  t o  t h e  
molybdenum d i s c  i s  not s u i t a b l e  s ince  a l loy ing  O C C U ~ F  
through the e n t i r e  thickness of the wafer. Development of 
an a l t e r n a t e  mounting technique is beyond the scope of t h i s  
coc t rac t .  
These problems are considered g rea t  enough t o  discontinue e f f o r t  on t h i s  
approach. 
2. Symmetrically Diffused Approach 
I n  order t o  achieve high gain at high cur ren t  with the s ing le  diffused 
process, L: i s  necessary t o  work with base widths of lob  or  l e s s .  
H i s to r i ca l ly  t h i s  has been d i f f i c u l t  t o  achieve, and i n  t h i s  contract  
the problem was traced t o  a lack of s l ice  f l a t n e s s .  
The c r y s t a l  surface of the s t a r t i n g  mater ia l  has been rechecked recent ly  
with a newly ava i lab le  Talysurf Model 4 surface contour tester made by 
Engis Equipment, Xnc. A d a t a  record is shown i n  Figure 2. Note tk=t the 
v e r t i c a l  sca le  i s  approximately 400 times t h e  hor izonta l  sca le .  One si 
of the surface appears t o  have a curvature as shown. Withill the ac t ive  
t r a n s i s t o r  region a thickness  v a r i a t i o n  of 0.4 m i l  out of approximately 6 
m i l s  is noted. It can be seen tha t  i f  a t r a n s i s t o r  were made 03 t h i s  
s l i c e  and a base width of l o p  (0.4 m i l )  were achieved near the c e n t r a l  
base contact area, the device would be shorted i n  a t  l e a s t  one spot  near 
the edge. Figure 3 shms a cross  sec t ion  of a device i n  which curvature 
of the surface did cause the shor t ing  near the  edges. 
occurs whether the c o l l e c t o r  is s e l e c t i v e  o r  nonselective.  
This d i f f i c u l t y  
1 
I 
I 
1 
1 
I 
I 
f 
1 
I 
I 
I Base Dot Diameter I 
_ _  . -  
Emitter Diameter 
1 
1 
I 
I 
1 
I 
I 
I 
I 
I 
-. 
Figure 2 
Schematic kpreeentation of Wafer Crost Section 
9 
Bottom 
Surf ace 

Even i n  the  case *re 1rtari.1 of improved f l a t n e s r  i8 avai lab le ,  the  
degree of cont ro l  needed i n  slice thickne88 w u u r - n t  and i n  the deep 
d i f fus ions  doer not make t h i s  a suitable procers f o r  lunufactur iag.  
3, Epi tax ia l  Selective Collector App roach 
A propwed method of forming a selective c o l l e c t o r  e p i t a x i a l l y  vas wt- 
l i aed  in Quarterly Report No, 1, 
collector using arsenic d i f f u s i o n  before epi taxy were thvarted by auto- 
doping from the a r sen ic  d i f fused  areas. 
beyod simple changes i n  th ic -8~ and r e s i s t i v i t y  of t he  deposited layers  
ir out r ide  the  scope of t h i s  cont rac t ,  t h i s  approach has a l s o  been 
abandoned. 
A l l  at tempts at forming a s e l e c t i v e  
Since any e p i t a x i a l  development 
The course of ac t ion  se lec ted  as an alternative t o  the three  o r i g i n a l  
approaches is the e p i t a x i a l  base approach. 
as it is used on t h e e  176 f tmi ly  and was t r i e d  on o r i g i n a l  Contract No. 
JPL-951303, 
e d d i e s  several important d i f fe rences ,  
Iht process i t s e l f  is not new 
The appl ica t ion  of t h e  e p i  base technique t o  t h i s  cont rac t  
In the  o r i g i n a l  contract ,  a t h i n  P - l q e r  was grown d i r e c t l y  on the  N-type, 
0.01 ohm-- substrate .  The 
design for t h i s  contract  u t i l i z e s  e p i t a x i a l  collector l aye r s  of 1 ohm-an, 
N - t y p e  s i l i c o n  approximately lop thick. 
t he  voltage breakdown problem without reducing t h e  high cur ren t  gain as 
m c h  as the  standard c o l l e c t o r  layer  used on the  170 fslnily would, 
These u n i t s  had very law breakdawn voltages. 
This design is expected t o  r e l i e v e  
The s e c d  s i g n i f i c a n t  d i f fe rence  is t h a t  t h e  bwe regions w i l l  be th icker  
and of higher resistivity than used on t he  170 f m i l y .  
should be helpfu l  i n  obtaining t h e  tWO% yield" needed t o  produce a s i n g l e  
device per slice, 
This di f fe rence  
Ihe rea8ons f o r  ae lec t ing  the e p i  base approach are as fo l ious :  
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a. A l l  operations are performed f r an  the stme s ide  of t he  wafer; 
that  is, epi tax ia l  grawth and emitter diffusion are done only 
on one surface, Both of these procesres tend t o  follaw the 
contour of the  surface, thus the f i n a l  base width should be 
re la t ive ly  uniform and independent of slice thickness, 
b. Epitaxial  base t rans is tors  tend to  have less fa l l -of f  of gain 
with increasing col lector  current,  thus it shauld be easier t o  
produce hi& gain transistors, 
c. The "mam.~facturability" of e p i  base t rans is tors  has been 
demonstrated on the 170 l ine,  thus a t r ans i s to r  developed on 
t h i s  program would be more than a laboratotg curiosity. 
B. PROCESSING 
Three epi taxial  s t ructures  were selected f o r  the initial investigation, 
A l l  of these have an N - t y p e ,  0.01 dm-cm substrate  and a lop thick 
col lector  layer of 1 obcm, N - t y p e  si l icon.  
base lagers were spec i f ied-as  follaws: 
Three d i f fe ren t  types of 
Tppe A: 
v p e  B: 
6p of 1 ob-cm, P-type 
15p of 5 ohnrcm, P-type 
Type c: 35p of 20 drm-ca, P-type! 
The purpose of these s t ructures  was to  permit evaluation of three types 
of t rans is tor  s t ructures;  namely, a narraw base, fast  switching t ransis-  
tor similar t o  t h e q  170 f d l y ,  a wide base transistor s imilar  i n  
performance t o  the t h i n  w a f e r ,  s ingle  diffused t rans is tor ,  and a medium 
speed canproarise between the two extremes. 
Diff icul ty  has been experienced i n  grawing the thick layers required 
fo r  the "C' approach casting doubt on the s u i t a b i l i t y  of t ha t  approach 
fo r  t h i s  program. 
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Attempts are being made t >  evaluate  the  slice-to-slice v a r i a t i o n  of t h e  
b m e  layer thickness.  
and s t a i n  techniques OR the  annular sections l e f t  over after the  usable 
0.940" diimretet section is c u t  from the  center  of t he  1,3" diameter .  
s l i c e .  
slices. 
b; >e lgrer thi2kness i n  microns): 
3'k.ese measurements are performed by standard bevel 
Thus the  measureanent can be made wi tha r t  s a c r i f i c i n g  usable e p i  
S a n e  preliminary r e s u l t s  are presented belaw (data represents  
Std. 
Group - Wan !lev. Haximum Minimum Range 
1 4.600 0.310 5.100 4.200 0.900 
2 E . 050 0.641 6.600 5 . 100 1.500 
3 11.050 1.046 12.000 9.600 2.400 
4 17.850 1.618 19 . 800 15.600 4.200 
The target valxe f o r  Groups 1 and 2 w a s  5p, while the t a r g e t  f o r  Groups 
3 and 4 vas 15p. The prec is ion  with which the t a r g e t  value i s  achieved 
is  expected t o  improve when the  f i n a l  design is se lec ted  and t h e  process 
becaaes routine.  
210% for one standard deviation, a f ford ing  f o r  better control  than is 
possible  with the  single d i f fused  process. 
The v a r i a t i o n  of base depth wi th in  a run is less than 
C. CONIIACI RESISTANCE 
Although inves t iga t ion  of contact  resistance was not  a p a r t  of t he  
deve!apment effort, an improvement was made during t h i s  period. A 
special "windd '  package w a s  made which al laved measurenrent of voltage 
drop within the encapsulation. 
drop of 16.4 mV exis ted  between the  moly disc and the mounting f o i l .  
When gold plated moly d i s c s  were employed, th is  voltage drop f e l l  below 
0.1 mV. 
t o  the  disc.  
It was found on one device t h a t  a voltage 
I n  addition, rhe gold p la t ing  improved wet t ing of the  so lder  
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111. PROCRAM FOR NEXT PERIOD 
Processing will be continued on epitaxial base transistors. Final design 
will be determined, and transistors will be fabricated to meet the final 
sample coamnitment. 
14 
